System-On-Chip Architectures and Implementations for Private-Key Data Encryption - Maire Mcloone

Descriere YEO:

System-On-Chip Architectures and Implementations for - Disponibil la libris.ro

Pe YEO găsești System-On-Chip Architectures and Implementations for de la Maire Mcloone, în categoria Computers.

Indiferent de nevoile tale, System-On-Chip Architectures and Implementations for Private-Key Data Encryption - Maire Mcloone din categoria Computers îți poate aduce un echilibru perfect între calitate și preț, cu avantaje practice și moderne.

Preț: 625.5 Lei

Caracteristicile produsului System-On-Chip Architectures and Implementations for

• Brand: Maire Mcloone
• Categoria: Computers
• Magazin: libris.ro
• Ultima actualizare: 02-11-2024 01:25:46

Comandă System-On-Chip Architectures and Implementations for Online, Simplu și Rapid

Prin intermediul platformei YEO, poți comanda System-On-Chip Architectures and Implementations for de la libris.ro rapid și în siguranță. Bucură-te de o experiență de cumpărături online optimizată și descoperă cele mai bune oferte actualizate constant.

Descriere magazin:
In System-on-Chip Architectures and Implementations for Private-Key Data Encryption , new generic silicon architectures for the DES and Rijndael symmetric key encryption algorithms are presented. The generic architectures can be utilised to rapidly and effortlessly generate system-on-chip cores, which support numerous application requirements, most importantly, different modes of operation and encryption and decryption capabilities. In addition, efficient silicon SHA-1, SHA-2 and HMAC hash algorithm architectures are described. A single-chip Internet Protocol Security (IPSec) architecture is also presented that comprises a generic Rijndael design and a highly efficient HMAC-SHA-1 implementation. In the opinion of the authors, highly efficient hardware implementations of cryptographic algorithms are provided in this book. However, these are not hard-fast solutions. The aim of the book is to provide an excellent guide to the design and development process involved in the translation from encryption algorithm to silicon chip implementation.